Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction pointer limits in processor that performs speculative out-of-order instruction execution

Instruction pointer limits in processor that performs speculative out-of-order instruction execution

US Patent 5740393 · Granted Apr 14, 1998

Estimated economic value: $101,818,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for multicasting data2025
Cache memory with per-sector cache residency controls2025
Hybrid allocation of data lines in a streaming cache memory2024
Techniques for interleaving textures2023
Out of order memory request tracking structure and technique2023
Techniques for performing accelerated point sampling in a texture processing pip2022
Method and apparatus for obtaining sampled positions of texturing operations2020
Processors supporting atomic writes to multiword memory locations and methods2020
Memory type which is cacheable yet inaccessible by speculative instructions2020
Dispatching a stored instruction in response to determining that a received inst2019
Hierarchical staging areas for scheduling threads for execution2019
Method and apparatus for obtaining sampled positions of texturing operations2019