Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for the operational verification of a microprocessor in the presence of interrupts

Method and apparatus for the operational verification of a microprocessor in the presence of interrupts

US Patent 5740183 · Granted Apr 14, 1998

Estimated economic value: $4,151,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware profiling2016
Transaction based windowing methodology for pre-silicon verification2000
Method and apparatus for intrusive testing of a microprocessor feature2000
Cache coherency detection in a bus bridge verification system1999
State machine based bus cycle completion checking in a bus bridge verification s1999
Transaction checking system for verifying bus bridges in multi-master bus system1999
State machine based bus bridge performance and resource usage monitoring in a bu1999
Internal clock signal generation circuit having external clock detection and a s1996
Synchronized clocking disable and enable circuit1995
Fixed duty cycle clock generator1992