Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for correlating logic analyzer state capture data with associated application data structures

Method and apparatus for correlating logic analyzer state capture data with associated application data structures

US Patent 5737520 · Granted Apr 7, 1998

Estimated economic value: $24,620,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for reducing write latency2019
Method for monitoring and displaying high speed bus performance2016
Strobe offset in bidirectional memory strobe configurations2013
Column address strobe write latency (CWL) calibration in a memory system2013
Strobe offset in bidirectional memory strobe configurations2012
Swimming pool skimmer1996
Method and system for automatically determining data communication device type a1996
Method and system for interpolating baud rate timing recovery for asynchronous s1993