Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for implementing tri-state nets in a logic emulation system

Method for implementing tri-state nets in a logic emulation system

US Patent 5734581 · Granted Mar 31, 1998

Estimated economic value: $3,790,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Non-sequentially configurable IC2014
Configurable circuits, IC's, and systems2014
Non-sequentially configurable IC2012
Configurable circuits, IC's, and systems2012
System for reconfiguring a processor array2012
Non-sequentially configurable IC2011
Method of mapping a user design defined for a user design cycle to an IC with mu2011
System of virtual data channels in an integrated circuit2010
System and method for performing design verification2010
Emulation system with time-multiplexed interconnect2010
Non-sequentially configurable IC2010
Configurable circuits, IC's and systems2009