Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip sizing for hierarchical designs

Chip sizing for hierarchical designs

US Patent 5731985 · Granted Mar 24, 1998

Estimated economic value: $15,296,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Cross platform configuration domain translation2025
Modular railcar underframe and top container2024
Paging optimization for VeNB2023
Adaptive MME selection method for an incoming UE2022
Cross platform configuration domain translation2022
Paging optimization for VeNB2021
Local binary pattern networks methods and systems2021
System for dynamic user interface generation2021
Paging optimization for VeNB2020
Online data transformation2020
Obfuscating in memory encryption keys2018
Dynamic landing pages2018