Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for saving the effective address of floating point memory operations in an out-of-order microprocessor

Method and apparatus for saving the effective address of floating point memory operations in an out-of-order microprocessor

US Patent 5721857 · Granted Feb 24, 1998

Estimated economic value: $81,053,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked memory with interface providing offset interconnects2024
Ruggedized symmetrically bidirectional bipolar power transistor2024
Rotatable carousel storage unit for bicycles2024
Ruggedized symmetrically bidirectional bipolar power transistor2023
Systems and methods for bidirectional device fabrication2023
Ocean wind systems, subsystems, and methods with stabilization by assemblies of 2022
Ruggedized symmetrically bidirectional bipolar power transistor2021
Field plates on two opposed surfaces of double-base bidirectional bipolar transi2021
Processors supporting atomic writes to multiword memory locations and methods2020
Field plates on two opposed surfaces of double-base bidirectional bipolar transi2020
Double-base-connected bipolar transistors with passive components preventing acc2019
Field plates on two opposed surfaces of double-base bidirectional bipolar transi2019