Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Test circuits and methods for integrated circuit having memory and non-memory circuits by accumulating bits of a particular logic state

US Patent 5717697 · Granted Feb 10, 1998

Estimated economic value: $14,220,000

Assignee

Inventors

View full patent text on Google Patents →