Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Late-write type SRAM in which address-decoding time for reading data differs from address-decoding time for writing data

Late-write type SRAM in which address-decoding time for reading data differs from address-decoding time for writing data

US Patent 5717653 · Granted Feb 10, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor integrated circuit device2015
Impedance matching circuit, high speed semiconductor integrated circuit employin2001
Programmable impedance output buffer drivers, semiconductor devices and static r2000
Semiconductor memory device for high speed operation1998
Semiconductor memory device1998
Synchronous-type memory1998
Semiconductor memory device with bit line load circuit for high speed operation1996
Redundancy circuit device1996
Static memory device1994
Static random access memory device with power down function1990
Static random access memory device with power down function1990
Semiconductor memory device with a data clear circuit1989