Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-aligned tungsten strapped source/drain and gate technology for deep submicron CMOS

Self-aligned tungsten strapped source/drain and gate technology for deep submicron CMOS

US Patent 5714398 · Granted Feb 3, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Operation method of multi-bits read only memory2024
Operation method of multi-bits read only memory2023
Radio frequency integrated circuit having relatively small circuit area and meth2022
Body-tied, strained-channel multi-gate device and methods2017
Body-tied, strained-channel multi-gate device and methods of manufacturing same2016
Body-tied, strained-channel multi-gate device and methods of manufacturing same2015
Body-tied, strained-channel multi-gate device and methods of manufacturing same2015
Method for fabricating thin-film transistor2015
Manufacturing method of a semiconductor component with a nanowire channel2013
Suspended nanochannel transistor structure and method for fabricating the same2011
Method of fabricating semiconductor device2011
Nonvolatile memory device with nanowire channel and method for fabricating the s2010