Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › PLA architecture having improved clock signal to output timing using a type-I domino and plane

PLA architecture having improved clock signal to output timing using a type-I domino and plane

US Patent 5712578 · Granted Jan 27, 1998

Estimated economic value: $102,725,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and apparatus for indexing a cache2003
Address translation system having first and second translation look aside buffer2000
High-speed block id encoder circuit using dynamic logic1997