Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for executing nested loops in a digital signal processor

Method and apparatus for executing nested loops in a digital signal processor

US Patent 5710913 · Granted Jan 20, 1998

Estimated economic value: $10,625,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Random number generator2020
Method and apparatus for synchronizing hearing instruments via wireless communic2020
Method and apparatus for synchronizing hearing instruments via wireless communic2018
Method and apparatus for synchronizing hearing instruments via wireless communic2016
Wave dynamic differential logic2015
Methods for differential pair conductor routing in a logic circuit2012
Logic system for DPA resistance and/or side channel attack resistance2011
Dynamic and differential CMOS logic with signal-independent power consumption to2010
Dynamic and differential CMOS logic with signal-independent power consumption to2008
High throughput AES architecture2007
Fast regular multiplier architecture2000
Digital signal processing method and system employing separate program and data 1998