Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of forming semiconductor device having planarized wiring with good thermal resistance

Method of forming semiconductor device having planarized wiring with good thermal resistance

US Patent 5705426 · Granted Jan 6, 1998

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Magnetic tunneling junction element having thin composite oxide film2006
Manufacture of composite oxide film and magnetic tunneling junction element havi2004
Filling connection hole with wiring material by using centrifugal force2002
Conductive layer forming method using etching mask with direction <200>2000
Filling connection hole with wiring material by using centrifugal force2000
Methods of evaluating titanium nitride and of forming tungsten wiring2000
Monitor of process temperature and formation of alloy2000
Battery testing method for individually testing secondary batteries by charging 1999
Semiconductor device with antireflection film1998
Wiring-forming method1998
Method of forming a wiring layer of a semiconductor device using reflow process1998
Method of manufacturing aluminum wiring at a substrate temperature from 100 to 11998