Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for constructing verification test sequences by merging and touring hierarchical unique input/output sequence (UIO) based test subsequence graphs

Method and apparatus for constructing verification test sequences by merging and touring hierarchical unique input/output sequence (UIO) based test subsequence graphs

US Patent 5703885 · Granted Dec 30, 1997

Estimated economic value: $8,501,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Breadth first search-depth first search three dimensional rapid exploring random2022
Integrated circuit design verification through forced clock glitches2015
Method and apparatus for generation of pipeline hazard test sequences2004
Method and apparatus for pipeline hazard detection2004
Method and apparatus for testing finite state machine (FSM) conformance utilizin2001
Method and apparatus for testing finite state machine (FSM) conformance utilizin2001
Method and apparatus for constructing test subsequence graphs utilizing unique i1999
Method and apparatus for constructing test subsequence graphs utilizing unique i1999
Method and apparatus for constructing verification test sequences by euler touri1998
Method and apparatus for constructing verification test sequences by euler touri1998
Method and apparatus for merging hierarchical test subsequence and finite state 1997
Method and apparatus for merging hierarchical test subsequence and finite state 1997