Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low latency message processor interface using memory mapped Read/Write Windows

Low latency message processor interface using memory mapped Read/Write Windows

US Patent 5696936 · Granted Dec 9, 1997

Estimated economic value: $5,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for partition based network routing2011
System and method for a shared I/O subsystem2010
Method and system for routing network packets2010
System and method for a shared I/O subsystem2008
System and method for guaranteeing transactional fairness among multiple request2008
System and method for providing speculative ownership of cached data based on hi2007
System and method for implementing logical switches in a network system2007
System and method for implementing virtual adapters and virtual interfaces in a 2007
System and method for span port configuration2006
System and method for eventless detection of newly delivered variable length mes2006
System and method for hardware assisted spinlock2004
Remote computer system monitoring and diagnostic board2004