Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for placing logic functions and cells in a logic design using floor planning by analogy

Method for placing logic functions and cells in a logic design using floor planning by analogy

US Patent 5696693 · Granted Dec 9, 1997

Estimated economic value: $5,682,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Phase interpolator2020
Phase interpolator2019
Phase interpolator2018
Boundary latch and logic placement to satisfy timing constraints2015
Method and system allowing for semiconductor design rule optimization2014
Method and apparatus for efficiently viewing a number of selected components usi2006
Method and apparatus for efficiently viewing a number of selected components usi2006
Self-adjusting programmable on-chip clock aligner2006
Method and apparatus for associating selected circuit instances and for performi2005
Method and apparatus for associating selected circuit instances and for performi2005
Method and apparatus for associating selected circuit instances and for performi2005
Method and apparatus for selecting and aligning cells using a placement tool2005