Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for determining the dispatch readiness of buffered load operations in a processor

Method and apparatus for determining the dispatch readiness of buffered load operations in a processor

US Patent 5694553 · Granted Dec 2, 1997

Estimated economic value: $87,214,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Rotatable carousel storage unit for bicycles2024
Method and apparatus for performing a store operation2002
Apparatus for indicating an oldest non-retired load operation in an array1999
Apparatus for indicating an oldest non-retired load operation in an array1999
Method and apparatus for blocking execution of and storing load operations durin1999
Method and apparatus for calculating effective memory addresses1999
Method and apparatus for calculating effective memory addresses1999
Method and apparatus for performing multiple load operations to the same memory 1998
Load buffer integrated dynamic decoding logic1998
Method and apparatus for performing floating point to integer transfers and vice1998
Method and apparatus for performing floating point to integer transfers and vice1998
Method and apparatus for disabling interrupts in a highly pipelined processor1998