Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of fabricating a semiconductor device having a top layer and base layer joined by wafer bonding

Method of fabricating a semiconductor device having a top layer and base layer joined by wafer bonding

US Patent 5688714 · Granted Nov 18, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Scalable neural network accelerator architecture2024
Magnetic shielding structure for MRAM array2021
Method and system for analysis of pixelated capacitive sensor signals2019
Capacitive sensor2019
Device and method for detecting semiconductor substrate thickness2019
Sensor circuit and method2018
Secure electronic apparatus and method2018
Electronic lateral flow test arrangement and method2018
Sensor, a sensor array, and a method of operating a sensor2016
Sensor and a method of assembling a sensor2016
Semiconductor device having Au—Cu electrodes, and method of manufacturing semico2015
Sensor chip and method of manufacturing the same2014