{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Scalable tree structured high speed input/output subsystem architecture", "item": "https://www.patentleaderboard.com/patent/5687388"}]}

Home › Scalable tree structured high speed input/output subsystem architecture

Scalable tree structured high speed input/output subsystem architecture

US Patent 5687388 · Granted Nov 11, 1997

Estimated economic value: $118,581,000 ⓘ

Assignee

Compaq Computer

Inventors

David R. Wooten, Jr. (249 patents)
Craig Miller (55 patents)
Kevin B. Leigh (174 patents)
Robert Brett Costley (2 patents)
Christopher E. Simonich (9 patents)

View full patent text on Google Patents →