Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Data processor with branch target address cache and subroutine return address cache and method of operation

Data processor with branch target address cache and subroutine return address cache and method of operation

US Patent 5687349 · Granted Nov 11, 1997

Estimated economic value: $12,757,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for executing instructions in an application-specific micropro2001
Data processor with branch target address cache and subroutine return address ca1997
Method and data processing system for verifying the correct operation of a tri-s1996
Data processing system utilizes block move instruction for burst transferring bl1993
Data processor integrated circuit with selectable multiplexed/non-multiplexed ad1992
Memory access serialization as an MMU page attribute1991
Lock warning mechanism for a cache1991
Content addressable memory having field masking1988