Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Deadlock avoidance for switched interconnect bus systems

Deadlock avoidance for switched interconnect bus systems

US Patent 5682485 · Granted Oct 28, 1997

Estimated economic value: $8,887,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Fiber optic network adjustment2015
Optical processor2015
Micro electro mechanical system optical switching2013
Organic keyed encryption2013
Optical adder with optical carry2013
Fiber optic network adjustment2012
Optical processor2012
Code-agile time division multiplexing2012
Optical switching systems and methods2012
Organic keyed encryption2011
Wavelength division multiplexed optical channel switching2011
Image expansion system to create larger size or larger resolution images2011