Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Multiple register bank system for concurrent I/O operation in a CPU datapath

Multiple register bank system for concurrent I/O operation in a CPU datapath

US Patent 5680641 · Granted Oct 21, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Digital signal-processing structure and methodology featuring engine-instantiate2016
Digital signal-processing structure and methodology featuring engine-instantiate2013
Digital signal-processing structure and methodology featuring engine-instantiate2008
FFT-based parallel system for array processing with low latency2001
Data processing system using a shared register bank and a plurality of processor2000
Error detection and correction circuit1997
Transceiver for full duplex signalling on a fiber optic cable1994
Diagnostic circiut for digital systems1990
Output current control circuit for reducing ground bounce noise1988
Servo data decoder for any amplitude dependent servo data encoding scheme1988