Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of and circuit arrangement for terminating a line connected to a CMOS integrated circuit

US Patent 5680060 · Granted Oct 21, 1997

Estimated economic value: $2,278,000

Assignee

Inventors

View full patent text on Google Patents →