Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Self-registered capacitor bottom plate-local interconnect scheme for DRAM

Self-registered capacitor bottom plate-local interconnect scheme for DRAM

US Patent 5679595 · Granted Oct 21, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Stacked semiconductor device and method2011
Process for wafer thinning2008
Ion doping method to form source and drain2007
High density memory structure2001
High density memory structure2001
Completely removal of TiN residue on dual damascence process2000
Method of making a resistor utilizing a polysilicon plug formed with a high aspe2000
Method for forming LDD CMOS using double spacers and large-tilt-angle ion implan2000
Method for forming LDD CMOS2000
Method for manufacturing semiconductor devices using double-charged implantation1999
Method of forming borderless metal to contact structure1999
Method of making double-poly MONOS flash EEPROM cell1999