Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Erase method for page mode multiple bits-per-cell flash EEPROM

Erase method for page mode multiple bits-per-cell flash EEPROM

US Patent 5675537 · Granted Oct 7, 1997

Estimated economic value: $8,877,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems and methods for circuit design dependent programmable maximum junction t2025
Multi-purpose interface for configuration data and user fabric data2025
Interconnect architecture with silicon interposer and EMIB2025
Supply voltage control systems and methods for integrated circuits2025
System-in-package network processors2025
Voltage regulator circuit systems and methods2025
Circuit systems and methods for reducing power supply voltage droop2025
Compute-in-memory systems and methods2025
Embedded network on chip accessible to programmable logic fabric of programmable2024
System-in-package network processors2024
Interconnect architecture with silicon interposer and EMIB2024
Three dimensional circuit systems and methods having memory hierarchies2023