Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for detecting errors in a system that employs multi-bit wide memory elements

Method and apparatus for detecting errors in a system that employs multi-bit wide memory elements

US Patent 5666371 · Granted Sep 9, 1997

Estimated economic value: $5,968,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory fault injection2012
Interrupt controller for prioritizing interrupt requests in an embedded disk con2011
Servo controller interface module for embedded disk controllers2011
Interrupt controller for processing fast and regular interrupts2008
Method and system for embedded disk controllers2006
Priority logic for selecting and stacking data1999
Main memory interface for high speed data transfer1998
Method and apparatus for removing soft errors from a memory1997
Continuous error detection using duplicate core memory cells1995
Continuous embedded parity checking for error detection in memory structures1995
Unconditional clock and automatic refresh logic1990
Error correction check during write cycles1990