Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Column redundancy scheme for a random access memory incorporating multiplexers and demultiplexers for replacing defective columns in any memory array

Column redundancy scheme for a random access memory incorporating multiplexers and demultiplexers for replacing defective columns in any memory array

US Patent 5666312 · Granted Sep 9, 1997

Estimated economic value: $258,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit and method for powering an integrated circuit having first and second po2016
Electronic timekeeping circuit and a method for operating timekeeping circuit2015
Power control device and method therefor2014
Content addressable memory with an internally-timed write operation2001
Bit line conditioning circuit for random access memory1996