Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › High performance bus driving/receiving circuits, systems and methods

High performance bus driving/receiving circuits, systems and methods

US Patent 5663984 · Granted Sep 2, 1997

Estimated economic value: $5,664,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory with bit line capacitive loading2015
Memory with bit line current injection2015
Memory with redundant sense amplifier2015
Memory with variable strength sense amplifier2015
Memory with redundant sense amplifier2014
Weak bit detection in a memory through variable development time2014
Memory with bit line current injection2014
Pulse dynamic logic gates with mux-D scan functionality2014
Memory with redundant sense amplifier2013
Pulse dynamic logic gates with LSSD scan functionality2013
Reduced voltage swing clock distribution2013
Charge recycling a 1 of N NDL gate with a time varying power supply2013