Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Internal timing method and circuit for programmable memories

Internal timing method and circuit for programmable memories

US Patent 5663921 · Granted Sep 2, 1997

Estimated economic value: $23,409,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with a common source select line for two memory portions of a logi2020
Programming non-volatile electronic memory device with NAND architecture2020
Electronic memory device having two portions that can be decoupled2019
Semiconductor field-effect transistor, memory cell and memory device2016
Non-volatile electronic memory device with NAND structure being monolithically i2014
Semiconductor field-effect transistor, memory cell and memory device2014
Non-volatile electronic memory device with NAND structure being monolithically i2014
Configuration terminal for integrated devices and method for configuring an inte2011
Method for accessing in reading, writing and programming to a NAND non-volatile 2010
Method for accessing in reading, writing and programming to a nand non-volatile 2009
Row decoder circuit and related system and method2009
Configuration terminal for integrated devices and method for configuring an inte2009