Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of compacting layouts of semiconductor integrated circuit designed in a hierarchy

Method of compacting layouts of semiconductor integrated circuit designed in a hierarchy

US Patent 5663892 · Granted Sep 2, 1997

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Circuit design support apparatus and circuit design support method2019
Semiconductor device, semiconductor chip, and method of manufacturing semiconduc2017
ESD analysis apparatus2014
Electrostatic discharge testing method and semiconductor device fabrication meth2009
Analysis apparatus for semiconductor LSI circuit electrostatic discharge by calc2008
Method of analyzing semiconductor LSI circuit electrostatic discharge2006
Device and method for analyzing EMI noise and semiconductor device2005
Layout pattern generation device for semiconductor integrated circuits and metho1999
Speed increasing and accumulating conveyor chain1998
Vulcanizable partially hydrogenated nitrile rubber composition containing partia1996
Nitrile group-containing highly saturated copolymer rubber and rubber compositio1991
Nitrile group-containing highly saturated copolymer rubber and rubber compositio1991