{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Integrated circuit multi-level interconnection technique", "item": "https://www.patentleaderboard.com/patent/5663677"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit multi-level interconnection technique

Integrated circuit multi-level interconnection technique

US Patent 5663677 · Granted Sep 2, 1997

Estimated economic value: $28,921,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tray and Trellis System for an Automated Farm with Robots Working on Plants2024
Reconfigurable chip level equalizer architecture2012
Voltage controlled delay loop and method with injection point control2011
Methods and apparatus for improved phase switching and linearity in an analog ph2011
Sacral support member for seating2011
Phase interpolator having a phase jump2010
Pseudo asynchronous serializer deserializer (SERDES) testing2010
Methods and apparatus for improved phase switching and linearity in an analog ph2009
Reconfigurable chip level equalizer architecture for multiple antenna systems2009
Parallel trimming method and apparatus for a voltage controlled delay loop2009
Methods and apparatus for improved phase switching and linearity in an analog ph2007
Methods and apparatus for maintaining desired slope of clock edges in a phase in2007