Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Technique and circuit for providing two or more processors with time multiplexed access to a shared system resource

Technique and circuit for providing two or more processors with time multiplexed access to a shared system resource

US Patent 5659688 · Granted Aug 19, 1997

Estimated economic value: $6,925,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Enhanced upstream data traffic management for EPON2009
Communication interface unit employing two multiplexer circuits and control logi1999
Method and apparatus for register management using issue sequence prior physical1997
Fast synchronizing digital phase-locked loop for recovering clock information fr1997
Technique and circuit for providing two or more processors with time multiplexed1995
Technique and circuit for providing two or more processors with time multiplexed1995
Circuit for generating a mode control signal1994
Queued interrupt mechanism with supplementary command/status/message information1994
Queued interrupt mechanism with supplementary command/status/message information1994
Semiconductor multi-device system with logic means for controlling the operation1994