Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing and removal of redundancies in VLSI circuits with non-boolean primitives

Testing and removal of redundancies in VLSI circuits with non-boolean primitives

US Patent 5657240 · Granted Aug 12, 1997

Estimated economic value: $19,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Application-centric design for 5G and edge computing applications2025
Camera parameter enhancement for multiple analytics2025
Domain-specific question answering with context reduction for decision making2025
Reinforcement-learning based system for camera parameter tuning to improve analy2025
Adaptive perceptual quality based camera tuning using reinforcement learning2025
System and method for optimizing fault coverage based on optimized test point in2025
Few-shot action recognition2025
Distortion-based filtering for image classification2025
Free flow fever screening2025
Resource orchestration for microservices-based 5G applications2024
Dynamic, contextualized AI models2024
Data exchange and transformation in stream computing systems2024