Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for coupling multiple independent on-chip V.sub.dd busses to an ESD core clamp

Method and apparatus for coupling multiple independent on-chip V.sub.dd busses to an ESD core clamp

US Patent 5654862 · Granted Aug 5, 1997

Estimated economic value: $24,222,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit protection2022
Radio frequency isolation for SOI transistors2019
Electrostatic discharge (ESD) isolated input/output (I/O) circuits2019
Radio frequency integrated circuit (RFIC) charged-device model (CDM) protection2018
Integrated circuit (IC) package comprising electrostatic discharge (ESD) protect2017
Electrostatic discharge protection for CMOS amplifier2017
Radio frequency isolation for SOI transistors2017
Mixed mode RC clamps2016
Active diode having no gate and no shallow trench isolation2016
Devices and methods for calibrating and operating a snapback clamp circuit2015
Electrostatic discharge clamp with disable2015
ESD clamping transistor with switchable clamping modes of operation2015