Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Static timing verification in the presence of logically false paths

Static timing verification in the presence of logically false paths

US Patent 5648909 · Granted Jul 15, 1997

Estimated economic value: $15,862,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Voltage impacts on delays for timing simulation2025
Voltage impacts on delays for timing simulation2024
Systems and methods for accurate voltage impact on integrated timing simulation2022
Multi-engine static analysis2010
Method and system for absorbing defects in high performance microprocessor with 2008
Timing verifier for MOS devices and related method2005
Method and system for absorbing defects in high performance microprocessor with 2003
Method to compress a piecewise linear waveform so compression error occurs on on2003
Timing verifier for MOS devices and related method2002
Method for analyzing manufacturing test pattern coverage of critical delay circu2001
Method for cost-effective production testing of input voltage levels of the forw2000
Pruning of short paths in static timing verifier2000