Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies

Integrated circuit wafer comprising unsingulated dies, and decoder arrangement for individually testing the dies

US Patent 5648661 · Granted Jul 15, 1997

Estimated economic value: $15,769,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Carbon nanotube-based structures and methods for removing heat from solid-state 2011
System and method using self-assembled nano structures in the design and fabrica2011
System and method for routing connections with improved interconnect thickness2011
Nanoengineered thermal materials based on carbon nanotube array composites2010
Vapor chamber heat sink having a carbon nanotube fluid interface2010
System and method for routing connections2010
In-chip structures and methods for removing heat from integrated circuits2010
Integrated circuit micro-cooler having multi-layers of tubes of a CNT array2009
System and method using self-assembled nano structures in the design and fabrica2006
Method and apparatus for mapping platform-based design to multiple foundry proce2006
Method and apparatus for implementing a metamethodology2006
Plug-and-play cable with protocol translation2005