Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

CMOS memory cell with tunneling during program and erase through the NMOS and PMOS transistors and a pass gate separating the NMOS and PMOS transistors

US Patent 5646901 · Granted Jul 8, 1997

Estimated economic value: $8,107,000

Assignee

Inventors

View full patent text on Google Patents →