Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for converting logic test vectors to memory test patterns

Method and apparatus for converting logic test vectors to memory test patterns

US Patent 5644581 · Granted Jul 1, 1997

Estimated economic value: $17,429,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

High speed data transfer mechanism2007
Method of testing a cache tag memory array1998