Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Testing method for FIFOS

Testing method for FIFOS

US Patent 5642318 · Granted Jun 24, 1997

Estimated economic value: $16,067,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Centrally logging and aggregating miscompares on chip during memory test2024
Support for multiple widths of DRAM in double data rate controllers or data buff2021
Double data rate controllers and data buffers with support for multiple data wid2020
Overvoltage protection circuits and methods of operating same2017
Programmable clock drivers that support CRC error checking of configuration data2007
Clock signal generators having programmable full-period clock skew control2006
Multi-FIFO integrated circuit devices that support multi-queue operating modes w2006
Integrated DDR/SDR flow control managers that support multiple queues and MUX, D2006
DRAM interface circuits having enhanced skew, slew rate and impedance control2006
Clock signal generators having programmable full-period clock skew control and m2005
Address counter test mode for memory device2004
Single ended simplex dual port memory cell2004