Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Input/output buffer layout having overlapping buffers for reducing die area of pad-limited integrated circuit

Input/output buffer layout having overlapping buffers for reducing die area of pad-limited integrated circuit

US Patent 5641978 · Granted Jun 24, 1997

Estimated economic value: $141,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Systems, cableless drone swarm systems, method and apparatus2022
Drone swarm for increased cargo capacity2019
Semiconductor device inlcluding optimized driver layout for integrated circuit w2004
Standard semiconductor cell with contoured cell boundary to increase device dens1998
Method of cell contouring to increase device density1998
Optimized power bus structure1997