Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for verifying a target instruction before execution of the target instruction using a test operation instruction which identifies the target instruction

Method and apparatus for verifying a target instruction before execution of the target instruction using a test operation instruction which identifies the target instruction

US Patent 5640503 · Granted Jun 17, 1997

Estimated economic value: $15,640,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Framework for conditionally executing code in an application using conditions in2015
Global and local counts for efficient memory page pinning in a multiprocessor sy2013
Managing execution of mixed workloads in a simultaneous multi-threaded (SMT) ena2012
Managing execution of mixed workloads in a simultaneous multi-threaded (SMT) ena2012
Framework for conditionally executing code in an application using conditions in2012
Patient medical fluid parameter data processing system2010
Kernel error recovery disablement and shared recovery routine footprint areas2010
Recovery routine masking and barriers to support phased recovery development2010
Method and system for performing recovery of a single-threaded queue2009
Method and apparatus for detecting and processing multiple additional requests f2004
System and method for preventing duplicate transactions in an internet browser/i2001
Apparatus and method for pre-verifying a computer instruction set to prevent the1999