Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Low power non-overlap two phase complementary clock unit using synchronous delay line

Low power non-overlap two phase complementary clock unit using synchronous delay line

US Patent 5638542 · Granted Jun 10, 1997

Estimated economic value: $89,731,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Programmable gain amplifier with self-adjusting offset correction2007
Differential digital-to-analog converter2007
Self-calibrating tunable filter2006
Method and circuit to reduce intermodulation distortion2005
Differential digital-to-analog converter2005
Enhanced power managing unit (PMU) in a multiprocessor chip1999
Input frequency converter to increase input frequency range of a synchronous del1994