Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for eliminating a false critical path in a logic circuit

Method for eliminating a false critical path in a logic circuit

US Patent 5638290 · Granted Jun 10, 1997

Estimated economic value: $3,222,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system to facilitate schematics for an electronic design2025
Cross-querying between distributed interactive applications2025
Method and system to implement altitude based I/O re-layering for electronic and2025
Method and system to facilitate review of schematics for an electronic design2025
Method, system, and computer program product for characterizing electronic desig2023
Method, system, and product to efficiently route interconnections following a fr2021
Methods, systems, and computer program product for characterizing an electronic 2021
Method, system, and computer program product for characterizing electronic desig2021
Methods, systems, and computer program product for interactively probing a multi2020
Methods, systems, and computer program product for reducing interferences and di2020
Methods, systems, and computer program product for determining layout equivalenc2020
Methods, systems, and computer program product for implementing legal routing tr2020