Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuitry and methodology to test single bit failures of integrated circuit memory devices

Circuitry and methodology to test single bit failures of integrated circuit memory devices

US Patent 5633828 · Granted May 27, 1997

Estimated economic value: $12,394,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reliable non-volatile memory download approach2025
MEMS gyroscope start-up process and circuit2025
MEMS gyroscope control circuit2024
MEMS gyroscope self-test using a technique for deflection of the sensing mobile 2023
MEMS gyroscope control circuit2023
MEMS accelerometer self-test using an active mobile mass deflection technique2022
MEMS gyroscope self-test using a technique for deflection of the sensing mobile 2022
MEMS gyroscope control circuit2021
Optical image stabilization actuator driver power distribution control2020
Optical image stabilization actuator driver power distribution control2020
Optical image stabilization actuator driver power distribution control2020
Battery pack management2019