Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System for reformatting a response packet with speed code from a source packet using DMA engine to retrieve count field and address from source packet

System for reformatting a response packet with speed code from a source packet using DMA engine to retrieve count field and address from source packet

US Patent 5632016 · Granted May 20, 1997

Estimated economic value: $18,121,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Accelerated draw indirect fetching2025
System and method for scheduling operations in a graphics pipeline2025
Distributed user mode processing2025
Cross GPU scheduling of dependent processes2025
Reconfigurable virtual graphics and compute processor pipeline2025
VMID as a GPU task container for virtualization2024
Fully utilized hardware in a multi-tenancy graphics processing unit2024
Cross GPU scheduling of dependent processes2024
Gang scheduling with an onboard graphics processing unit and user-based queues2024
Distributed user mode processing2024
Throttling shaders based on resource usage in a graphics pipeline2023
VMID as a GPU task container for virtualization2022