Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for determining timing delays associated with placement and routing of an integrated circuit

Method for determining timing delays associated with placement and routing of an integrated circuit

US Patent 5629860 · Granted May 13, 1997

Estimated economic value: $9,964,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor system with waveguide assembly with RF signal impedance controllab2025
Human cytomegalovirus gB polypeptide2023
Digital proportional pressure controller2021
Proportional pressure regulator having positive and negative pressure delivery c2004
Fuel expansion system2004
Control circuit for solenoid valve assembly2002
Porous inorganic particulate material2000
Self-latching solenoid valve assembly2000
Water treatment2000
Cementitious compositions and their uses1999
Cells transformed or transfected with HCMV US2 gene1999
Cells transformed or transfected with HCMV US2-US5, US10-US11 genes1999