Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Automatic cache bypass for instructions exhibiting poor cache hit ratio

Automatic cache bypass for instructions exhibiting poor cache hit ratio

US Patent 5625793 · Granted Apr 29, 1997

Estimated economic value: $14,061,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hardware interface between a switch adapter and a communications subsystem in a 2000
Signaling communication events in a computer network2000
Method and apparatus for efficient communications using active messages2000
Dynamic look-aside table for multiple size pages1995
Single translation mechanism for virtual storage dynamic address translation wit1994
Cache prefetch and bypass using stride registers1994
Dynamic memory mapper which supports interleaving across 2.sup.N +1, 2.sup. N .s1993