Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Semiconductor memory having a plurality of memory banks and sub-bit lines which are connected to a main bit line via MOS transistors whose gates are commonly connected to a selection line

US Patent 5625586 · Granted Apr 29, 1997

Estimated economic value: $23,000

Assignee

Inventors

View full patent text on Google Patents →