Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for checking the integrity of a device tester-handler setup

Method and apparatus for checking the integrity of a device tester-handler setup

US Patent 5621312 · Granted Apr 15, 1997

Estimated economic value: $54,299,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

RFID tags with bumped substrate, and apparatuses and methods for making2014
RFID tags with bumped substrate, and apparatuses and methods for making2013
One time programmable memory test structures and methods2012
Method for testing IDD at multiple voltages2006
VDD over and undervoltage measurement techniques using monitor cells2006
Method for performing statistical post processing in semiconductor manufacturing2005
Mask-programmable ROM cell2003
Process for programming PLDs and embedded non-volatile memories2000
Method and apparatus of testing an integrated circuit device1997
High voltage driver circuit with fast current limiting for testing of integrated1996
Means and method for noise and cavitation attenuation in ball-type valves1993