Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Logic gate size optimization process for an integrated circuit whereby circuit speed is improved while circuit area is optimized

Logic gate size optimization process for an integrated circuit whereby circuit speed is improved while circuit area is optimized

US Patent 5619418 · Granted Apr 8, 1997

Estimated economic value: $14,533,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Tools for chemical planarization2025
Pad surface regeneration and metal recovery2025
Ultra-low power readout circuit with high-voltage bias generation for MEMS accel2025
Wireless neural recording devices and system with two stage RF and NIR power del2024
Amplifier with sample and average common mode feedback resistor2024
Resource discovery agent computing device, software application, and method2023
Carrier and sampling frequency offset estimation for RF communication with cryst2022
Systems and methods for developing policy administration systems based upon fini2022
Functional language source code vulnerability scanner2021
Systems and methods for mainframe batch testing2021
Devices and methods to control clamping devices2021
Resource discovery agent computing device, software application, and method2021