Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Interface protocol for testing of a cache memory

Interface protocol for testing of a cache memory

US Patent 5617534 · Granted Apr 1, 1997

Estimated economic value: $210,133,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Method and system for the provision of a model utilizing causal relationship dis2022
Method and system for causal analysis of operational outcomes2021
Communicating via an in-die interconnect2012
Clock jitter detector2009
Programmable built-in self-test function for an integrated circuit1997
Programmable built-in self-test function for an integrated circuit1997
Transparently inserting wait states into memory accesses when microprocessor in 1995
In circuit emulator(ICE) that flags events occuring in system management mode(SM1995
First-in, first-out memory circuit1993
Cyclic redundancy check circuit1992